### Computer Organization and Structure

Bing-Yu Chen National Taiwan University

### Textbook

D. A. Patterson,
 J. L. Hennessy.
 *Computer Organization & Design: The Hardware/Software Interface, 4th. ed.*,
 Morgan Kaufmann, 2011.

#### REVISED PRINTING

#### COMPUTER Organization and Design

THE HARDWARE / SOFTWARE INTERFACE




DAVID A. PATTERSON John L. Hennessy

M<


### Reference

J. L. Hennessy,
 D. A. Patterson.
 *Computer Architecture: A Quantitative Approach, 5th. ed.*,
 Morgan Kaufmann, 2011.



### Reference

R. H. Katz,
 G. Borriello.
 *Contemporary Logic Design, 2nd ed.*,
 Prentice Hall, 2004.



RANDY H. KATZ · GAETANO BORRIELLO

### Pre-requirements

#### Binary Digital Systems

#### Introduction to Computer

### Requirements

- Participants
- Homework
  - maybe five or six times with some small programs
- Examinations
  - twice

### Why and What is the course ?

□ This is the only Computer Hardware related course in IM department.

#### The contents will cover

Logic Design

one or two weeks (maybe)

Assembly Language

□ two or three weeks (maybe)

- Computer Architecture
  - □ the rest weeks

### The Computer Revolution


- Progress in computer technology
  - Underpinned by Moore's Law\*
- Makes novel applications feasible
  - Computers in automobiles
  - Cell phones
  - Human genome project
  - World Wide Web
  - Search Engines
- Computers are pervasive

### **Classes of Computers**

#### Desktop computers

- General purpose, variety of software
- Subject to cost/performance tradeoff
- Server computers
  - Network based
  - High capacity, performance, reliability
  - Range from small servers to building sized
- Embedded computers
  - Hidden as components of systems
    - Stringent power/performance/cost constraints

### The Processor Market



### History of Intel<sup>®</sup> CPU

- □ 1978 8086 / 8088 5-10 MHz
- □ 1982 80286 6-25 MHz
- □ 1985 Intel386<sup>™</sup> 16-33 MHz
- □ 1989 Intel486<sup>™</sup> DX 25-50 MHz
- □ 1993 Pentium<sup>®</sup> 60-233 MHz
- □ 1997 Pentium<sup>®</sup> II 233-450 MHz
- □ 1999 Pentium<sup>®</sup> III 450M-1.4 GHz
- □ 2000 Pentium<sup>®</sup> 4 1.4-3.8 GHz

### Understanding Performance

#### Algorithm

Determines number of operations executed

- Programming language, compiler, architecture
  - Determine number of machine instructions executed per operation
- Processor and memory system
  - Determine how fast instructions are executed
- □ I/O system (including OS)
  - Determines how fast I/O operations are executed

### Below Your Program

Applications software

Systems softwar

Hardware

Application software


Written in high-level language

System software

- Compiler: translates HLL code to machine code
- Operating System: service code
  - □ Handling input/output
  - Managing memory and storage
  - Scheduling tasks & sharing resources

Hardware

Processor, memory, I/O controllers



swap(int v[],int k) {int temp; temp=v[k]; v[k]=v[k+1]; v[k+1]=temp;compile swap: muli \$2, \$5, 4 add \$2, \$4, \$2 \$15, 0(\$2) lw \$16, 4(\$2) lw \$16, 0(\$2) SW \$15, 4(\$2) SW \$31 ir Assembler 0000000101000010000000000011000 0000000000110000001100000100001 100011000110001000000000000000000 

**High-level** 

language

program

Assembly

language

program


(for MIPS)

(in C)

### Advantages of High-Level Language

- □ It allows the programmer to think in a more natural language.
- It improves programmer productivity.
  - requires fewer lines to express an idea.
- □ It allows programs to be independent of the computer.

### Components of a Computer



Same components for all kinds of computer

- Desktop, server, embedded
- Input/output includes
  - User-interface devices
    - Display, keyboard, mouse
    - Storage devices
    - Hard disk, CD/DVD, flash
    - Network adapters
    - For communicating with other computers


### Anatomy of a Computer



### Anatomy of a Mouse


- Optical mouse
  - LED illuminates desktop
  - Small low-res camera
  - Basic image processor
     Looks for x, y
    - movement
  - Buttons & wheel
- Supersedes roller-ball mechanical mouse






### Through the Looking Glass


# LCD screen: picture elements (pixels) Mirrors content of frame buffer memory



### Opening the Box




### Opening the Box



#### motherboard (main board)

### Motherboard




### Inside the Processor (CPU)

- Datapath: performs operations on data
- Control: sequences datapath, memory, ...
- Cache memory
  - Small fast SRAM memory for immediate access to data

### Inside the Processor

#### AMD Barcelona: 4 processor cores



### Abstractions

- Abstraction helps us deal with complexity
  - Hide lower-level detail
- Instruction set architecture (ISA)
  - The hardware/software interface
- Application binary interface
  - The ISA plus system software interface
- Implementation
  - The details underlying and interface

### A Safe Place for Data

□ Volatile main memory

- Loses instructions and data when power off
- Non-volatile secondary memory
  - Magnetic disk
  - Flash memory
  - Optical disk (CDROM, DVD)



Thing




### Networks


- Communication and resource sharing
- Local area network (LAN): Ethernet
  - Within a building
- □ Wide area network (WAN): the Internet
- □ Wireless network: WiFi, Bluetooth



### **Digital Systems**



Digital: only assumes discrete values



Analog: values vary over a broad range continuously

### **Digital Binary Systems**

#### □ Two discrete values:

yes	on	5 volts	current flowing	magnetized North	"1"
no	off	0 volts	no current flowing	magnetized South	"0"

### Advantage of Binary Systems

rigorous mathematical foundation based on logic

IF the garage door is open
 AND the car is running
 THEN the car can be backed out of the garage

### Boolean Algebra & Logical Operators

- Algebra: variables, values, operations
  Values: 0 and 1
- □ Operations: AND, OR, NOT

X	Y	X AND Y	Х	Y	X OR Y	X	NOT X
0 0 1 1	0 1 0 1	0 0 0 1	0 0 1 1	0 1 0 1	0 1 1 1	0 1	1 0

# Combinational vs. Sequential Logic

- Combinational logic: without a memory
   no feedback among inputs and outputs
   outputs are a pure function of the inputs
- □ Sequential logic: with a memory
  - inputs and outputs overlap
  - outputs depend on inputs and the entire history of execution
  - ex. add in elementary school

### Synchronous vs. Asynchronous System

#### Synchronous system

period reference signal, the clock, causes the storage elements to accept new values and to change state

# Asynchronous system no single indication of when to change state


### Technology Trends

## Electronics technology continues to evolve

capacity

**Cbit** 


- Increased capacity and performance
- Reduced cost




Year	Technology	Relative performance/cost		
1951	Vacuum tube	1		
1965	Transistor	35		
1975	Integrated circuit (IC)	900		
1995	Very large scale IC (VLSI)	2,400,000		
2005	Ultra large scale IC	6,200,000,000 33		

### **Defining Performance**

#### □ Which airplane has the best performance?





34

# Computer Performance: TIME, TIME, TIME, TIME

#### Response Time (latency)

- How long does it take for my job to run ?
- How long does it take to execute a job ?
- How long must I wait for the database query ?

#### Throughput

- How many jobs can the machine run at once ?
- What is the average execution rate ?
- How much work is getting done ?

# Response Time and Throughput

- Response time
  - How long it takes to do a task
- □ Throughput
  - Total work done per unit time
    - e.g., tasks/transactions/... per hour
- How are response time and throughput affected by
  - Replacing the processor with a faster version?
  - Adding more processors?
- We'll focus on response time for now...

### **Relative Performance**

Define Performance = 1/Execution Time
"X is *n* time faster than Y"

 $Performance_{X} / Performance_{Y}$ 

= Execution Time<sub>Y</sub> / Execution Time<sub>X</sub> = n

 Example: time taken to run a program
 10s on A, 15s on B
 how much faster is A than B ?  $\frac{15}{10} = 1.5$ 

## Measuring Execution Time

#### Elapsed time


- Total response time, including all aspects
   Processing, I/O, OS overhead, idle time
  - Dotorminos system porformanco
- Determines system performance

#### CPU time

- Time spent processing a given job
  - Discounts I/O time, other jobs' shares
  - Comprises user CPU time and system CPU time
  - Different programs are affected differently by CPU and system performance

# **CPU** Clocking

#### Operation of digital hardware governed by a constant-rate clock



Clock period: duration of a clock cycle
 e.g., 250ps = 0.25ns = 250 × 10<sup>-12</sup>s
 Clock frequency (rate): cycles per second
 e.g., 4.0GHz = 4000MHz = 4.0 × 10<sup>9</sup>Hz

## CPU Time

CPU Time = CPU Clock Cycles × Clock Cycle Time =  $\frac{CPU Clock Cycles}{Clock Rate}$ 

Performance improved by

- Reducing number of clock cycles
- Increasing clock rate
- Hardware designer must often trade off clock rate against cycle count

### **CPU Time Example**

- □ Computer A: 2GHz clock, 10s CPU time
- Designing Computer B
  - Aim for 6s CPU time
  - Can do faster clock, but causes 1.2 × clock cycles
- □ How fast must Computer B clock be?

$$Clock Rate_{B} = \frac{Clock Cycles_{B}}{CPU Time_{B}} = \frac{1.2 \times Clock Cycles_{A}}{6s}$$
$$Clock Cycles_{A} = CPU Time_{A} \times Clock Rate_{A}$$
$$= 10s \times 2GHz = 20 \times 10^{9}$$
$$Clock Rate_{B} = \frac{1.2 \times 20 \times 10^{9}}{6s} = \frac{24 \times 10^{9}}{6s} = 4GHz$$

### Instruction Count and CPI

Clock Cycles = Instruction Count × Cycles per Instruction

CPU Time = Instruction Count × CPI × Clock Cycle Time

Instruction Count × CPI

**Clock Rate** 

Instruction Count for a program

Determined by program, ISA and compiler

Average cycles per instruction

- Determined by CPU hardware
- If different instructions have different CPI
  - □ Average CPI affected by instruction mix

## **CPI Example**

- □ Computer A: Cycle Time = 250ps, CPI = 2.0
- $\Box$  Computer B: Cycle Time = 500ps, CPI = 1.2
- □ Same ISA
- □ Which is faster, and by how much?

CPU Time<sub>A</sub> = Instruction Count × CPI<sub>A</sub> × Cycle Time<sub>A</sub>

 $= I \times 2.0 \times 250 ps = I \times 500 ps \longleftarrow$  A is faster...

CPU Time<sub>B</sub> = Instruction Count  $\times$  CPI<sub>B</sub>  $\times$  Cycle Time<sub>B</sub>

=I $\times$ 1.2 $\times$ 500ps =I $\times$ 600ps

 $\frac{\text{CPU Time}_{\text{B}}}{\text{CPU Time}_{\text{A}}} = \frac{\text{I} \times 600 \text{ps}}{\text{I} \times 500 \text{ps}} = 1.2 \underbrace{\qquad \dots \text{by this much}}_{43}$ 

### **CPI in More Detail**

If different instruction classes take different numbers of cycles

Clock Cycles =  $\sum_{i=1}^{n} (CPI_i \times Instruction Count_i)$ 

Weighted average CPI

$$CPI = \frac{Clock Cycles}{Instruction Count} = \sum_{i=1}^{n} \left( CPI_i \times \frac{Instruction Count_i}{Instruction Count} \right)$$
  
Relative frequency

## **CPI Example**

Alternative compiled code sequences using instructions in classes A, B, C

Class	A	В	С
CPI for class	1	2	3
IC in sequence 1	2	1	2
IC in sequence 2	4	1	1

- Sequence 1: IC = 5 Sequence 2: IC = 6
  - Clock Cycles
     = 2×1 + 1×2 + 2×3
     = 10
- Clock Cycles
  - $= 4 \times 1 + 1 \times 2 + 1 \times 3$ = 9
- Avg. CPI = 10/5 = 2.0
   Avg. CPI = 9/6 = 1.5

## Performance Summary

 $CPU Time = \frac{Instructions}{Program} \times \frac{Colck Cycles}{Instruction} \times \frac{Seconds}{Colck Cycle}$ 

#### Performance depends on

- Algorithm: affects IC, possibly CPI
- Programming language: affects IC, CPI
- Compiler: affects IC, CPI
- Instruction set architecture: affects IC, CPI, T<sub>c</sub>

# MIPS as a Performance Metric

MIPS: Millions of Instructions Per Second			
Doesn't account for			
Differences in ISAs between computers			
Differences in complexity between instructions			
$MIPS = \frac{Instruction Count}{Instruction Count}$			
Execution Time $\times 10^6$			
_ Instruction Count _ Clock Rate			
$\frac{1}{1} Instruction Count \times CPI \times 10^{6} = CPI \times 10^{6}$			
Clock Rate			
CPI varies between programs on a given CPU			

### Amdahl's Law

Improving an aspect of a computer and expecting a proportional improvement in overall performance

 $T_{\text{improved}} = \frac{T_{\text{affected}}}{\text{improvement factor}} + T_{\text{unaffected}}$ 

□ Example: multiply accounts for 80s/100s


How much improvement in multiply performance to get 5 × overall?

$$20 = \frac{80}{n} + 20 \quad \text{Can't be done!}$$

Corollary: make the common case fast

#### **Power Trends**

x30



5V→1\

x1000

### **Reducing Power**

#### Suppose a new CPU has

- 85% of capacitive load of old CPU
  - 15% voltage and 15% frequency reduction


$$\frac{P_{new}}{P_{old}} = \frac{C_{old} \times 0.85 \times (V_{old} \times 0.85)^2 \times F_{old} \times 0.85}{C_{old} \times V_{old}^2 \times F_{old}} = 0.85^4 = 0.52$$

#### □ The power wall

- We can't reduce voltage further
- We can't remove more heat

□ How else can we improve performance?

#### **Uniprocessor** Performance



### Multiprocessors

#### Multicore microprocessors

More than one processor per chip

Requires explicitly parallel programming

- Compare with instruction level parallelism
  - Hardware executes multiple instructions at once

Hidden from the programmer

#### Hard to do

- Programming for performance
- Load balancing

Optimizing communication and synchronization